承永資訊科技
CYRUSTEK CO.

ES290(6000counts)

DMM Analog front end/Basic

Features

- 6000 counts dual-slope SADC (2-5 cnvs/s.)
- Input signal full scale: 630mV (Max. 6300 count)
- 80L LQFP package
- Operating supply current is 2mA in DCV mode.
- 3V DC regulated power supply
- Support digital multi-meter function

  *Voltage measurement (AC/DC)

  *Current measurement (AC/DC)

  *Dual mode for frequency with voltage or current

  *Resistance measurement (600.0Ω – 60.00MΩ)

  *Capacitance measurement (6.000nF – 60.00mF)
  (Taiwan patent no.: 323347, 453443)

  (China patent no.: 200710106702.8)

  *Diode or continuity mode measurement

  *Frequency counter with duty cycle display:

  60.00Hz – 60.00MHz

  5% – 95%
- ADP mode (AC or DC mode is available)
- 3dB BW selectable for low pass filter at AC mode
  (Taiwan patent no.: 362409)
  (China patent no.: 200920156001.X)
- Band-gap reference voltage output
- 3-wire serial bus for MPU I/O port
- MPU I/O power level selectable by external pins
- On-chip buzzer driver and frequency selectable by MPU command
- High-crest-factor signal detection
  (Taiwan patent no.: 234661)
- Multi-level battery voltage detection
- Support sleep mode by external chip select pin

Application

Clamp-on meter

Digital multi-meter

Description

ES290 is an analog frond end chip of DMM built-in 6000(SADC) counts dual ADCs. ES290 provides voltage & current (AC/DC) measurement, resistance measurement, capacitance measurement, diode/continuity measurement, frequency measurement, and duty cycle measurement. The ES290 also supports multi-level battery detection, low-pass-filter feature for AC mode and dual mode measurement for V+F & A+F. A 3-wire serial bus for MPU I/O port will be used easily for firmware design. Flexible function design is supported for different kinds of DMM or Clamp-on meter application.

Pin Assignment



Pin Description

Pin No	Symbol	Type	Description
1	CL+	IO	Positive connection for reference capacitor of high-resolution A/D.
2	CL-	IO	Negative connection for reference capacitor of high- resolution A/D.
3	CIL	O	High-resolution integrator output. Connect to integral capacitor.
4	CAZL	O	High-resolution auto-zero capacitor connection.
5	BUFL	O	High-resolution Buffer output pin. Connect to integral resistor
6	RAZ	O	Buffer output pin in AZ and ZI phase.
7	OHMC3	O	Filter capacitor connection for resistance mode.
8	OHMC2	O	Filter capacitor connection for resistance mode.
9	OHMC1	O	Filter capacitor connection for resistance mode.
10	VRH	O	Output of band-gap voltage reference. Typically –1.23V
11	VA+	I	De-integrating voltage positive input. The input should be higher than VA-.
12	VA-	I	De-integrating voltage negative input. The input should be lower than VA+.
13	EXTSRC	I	External source input available for Res/Diode/ADP mode
14	OR1	O	Reference resistor connection for 600.0Ω range
15	VR5	O	Voltage measurement ÷10000 attenuator(1000V)
16	VR4	O	Voltage measurement ÷1000 attenuator(600.0V)
17	VR3	O	Voltage measurement ÷100 attenuator(60.00V)
18	VR2	O	Voltage measurement ÷10 attenuator(6.000V)
19	OVSG	O	Sense low voltage for resistance/voltage measurement
20	VR1	I	Measurement Input. Connect to a precise 10MΩ resistor.
21	OVX	I	Sense input for resistance/capacitance measurement
22	OVH	O	Output connection for resistance measurement
23	OVH1	O	Output connection1 for resistance measurement (optional)
24	NC	-	Not connected
25	NC	-	Not connected
26	SGND	G	Signal Ground.
27	IVSH	I	Current measurement input for 6000μA, 600mA and 60A modes.
28	IVSL	I	Current measurement input for 600μA, 60mA.
29	ADP	I	Measurement input in ADP mode.
30	OPIN-	I	Independent operational amplifier negative input
31	OPIN+	I	Independent operational amplifier positive input
32	OPOUT	O	Independent operational amplifier output
33	ACVL	O	DC signal low input in ACV/ACA mode. Connect to negative output of external AC to DC converter.
34	ACVH	O	DC signal high input in ACV/ACA mode. Connect to positive output of external AC to DC converter.
35	ADI	I	Negative input of internal AC-to-DC OPAMP.
36	ADO	O	Output of internal AC-to-DC OPAMP.
37	TEST5	O	Buffer output of OVSG
38	CA-	IO	Negative auto-zero capacitor connection for capacitor measurement
39	CA+	IO	Positive auto-zero capacitor connection for capacitor measurement
40	OHMC4	O	Filter capacitor connection for resistance mode.
41	NC	-	Not connected
42	NC	-	Not connected
43	R9K	O	Connect to a precise 9KΩ resister for capacitor measurement.
44	R1K	O	Connect to a precise 1KΩ resister for capacitor measurement.
45	LPC1	O	Capacitor C1 connection for internal low-pass filter
46	LPC2	O	Capacitor C2 connection for internal low-pass filter
47	LPC3	O	Capacitor C3 connection for internal low-pass filter
48	LPFOUT	O	Capacitor C1 connection for internal low-pass filter
49	NC	-	Not connected

50	NC	-	Not connected
51	NC	-	Not connected
52	STBEEP	O	Fast low-impedance sensed output for CONT./Diode mode Build-in a internal comparator for OVX pin.
53	FREQ	I	Frequency counter input, offset V-/2 internally by the chip.
54-60	NC	-	Not connected
61	OSC2	O	Crystal oscillator output connection
62	OSC1	I	Crystal oscillator input connection
63	CS	I	Set to high to enable ES290. Set to low to enter sleep mode
64	IO_CTRL	I	MPU I/O level LOW setting. Connect to DGND or V-.
65	BZOUT	I	Buzzer frequency output. Normal low state.
66	DATA_NEW	O	New ADC data ready
67	SCLK	I	Serial clock input
68	SDATA	IO	Serial data input/output
69	C+	O	Positive capacitor connection for on-chip DC-DC converter.
70	C-	O	Negative capacitor connection for on-chip DC-DC converter.
71	LBAT	I	Low battery configuration input.
72	V-	P	Negative supply voltage.
73	V-	P	Negative supply voltage.
74	uPVCC	P	MCU I/O power level connection.
75	V+	O	Output of on-chip DC-DC converter.
76	V+	O	Output of on-chip DC-DC converter.
77	DGND	G	Digital ground.
78	AGND	G	Analog ground.
79	AGND	G	Analog ground.
80	NC	-	Not connected

Absolute Maximum Ratings

Characteristic	Rating
Supply Voltage (V- to AGND)	-4V
Analog Input Voltage & EXTSRC pin	V- -0.6 to V+ +0.6
V+	V+ ≥ (AGND/DGND+0.5V)
AGND/DGND	AGND/DGND ≥ (V- -0.5V)
Digital Input (IO_CTRL=V-)	V- -0.6 to uPVCC+0.6
Power Dissipation. Flat Package	500mW
Operating Temperature	-20℃ to 70℃
Storage Temperature	-55℃ to 125℃

Electrical Characteristics

TA=25℃, V- = -3.0V

Parameter	Symbol	Test Condition	Min.	Typ.	Max	Units
Power supply	V-		-2.8	-3.0	-3.2	V
Operating supply current In DCV mode	I_{DD}	Normal operation OPAMP disable	—	2	2.4	mA
	I_{SS}	In sleep mode	—	1	3	μA
SADC[2] Voltage roll-over error		10MΩ input resistor	—	—	±0.1	%F.S[1]
SADC[2] voltage nonlinearity	NLV1	Best case straight line	—	—	±0.1	%F.S[1]
Voltage full scale range of SADC[2]		VA+-VA- = 200mV	—	600	630	mV
Input Leakage for VR1 input			-10	1	10	pA
Zero input reading		10MΩ input resistor	-000	000	+000	Count
Band-gap reference voltage	V_{RH}	100KΩ resistor between VRH and AGND	-1.30	-1.22	-1.14	V
Open circuit voltage for 600Ω range measurement			—	V-	—	V
Open circuit voltage for other Ω measurement			—	V_{RH}	—	V
Internal pull-high to 0V current		Between V- pin and CS	—	1.2	—	μA
AC frequency response at 6.000V range		±1%	—	40-400	—	HZ
		±5%	—	400-2000	—	
OP unity gain bandwidth	GB	C_L=10pF R_L=10MΩ	—	200	—	kHz
OP slew rate at unity gain	SR		—	3.5	—	V/us
OP input offset voltage	V_{IO}		—	0.1	—	mV
OP input bias current	I_B		—	10	—	pA
OP input common mode voltage range	V_{ICR}		—	±2	—	V
3dB frequency for LPF[4] active	f_{3dB}	3dB=Full (ADP)	100	—	—	kHz
		3dB=10k (ADP)	—	10	—	kHz
		3dB=1k (ADP)	—	1	—	kHz
Multi-level low battery detector	V_{t1}	LBAT vs. V-	—	2.15	—	V
	V_{t2}		—	2.03	—	V
	V_{t3}		—	1.83	—	V

STBEEP comparator in Diode mode		OVX to SGND	—	+9	—	mV
STBEEP comparator in Cont. mode		OVX to SGND	—	-7	—	mV
HCF detection voltage		VR2-VR5	—	1100	—	mV
Frequency input sensitivity (*FREQ*)	Fin	Square wave with Duty cycle 40-60%	500	—	—	mVp
Frequency input sensitivity (*FREQ*)	Fin	Sine wave	400	—	—	mVrms
Reference voltage temperature coefficient	TC_{RF}	100KΩ resister Between VRH -20℃<TA<70℃	—	—	50	ppm/℃
Capacitance measurement Accuracy[5]		6.0nF – 60mF	-2.5	—	2.5	%F.S
			-3	—	3	counts

Note:

1. Full Scale
2. SADC = High resolution ADC (slow speed)
3. ES290 built-in 3rd order low pass filter available for AC mode
4. Gain calibration is necessary for higher accuracy

AC electrical characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit
SCLK clock frequency	f_{SCLK}	-	-	100	kHz
SCLK clock time "L"	t_{LOW}	4.7	-	-	us
SLCK clock time "H"	t_{HIGH}	4.0	-	-	
SDATA output delay time	t_{AA}	0.1	-	3.5	
SDATA output hold time	t_{DH}	100	-	-	ns
Start condition setup time	$t_{SU.STA}$	4.7	-	-	us
Start condition hold time	$t_{HD.STA}$	4.0	-	-	
Data input setup time	$t_{SU.DAT}$	200	-	-	ns
Data input hold time	$t_{HD.DAT}$	0	-	-	
Stop condition setup time	$t_{SU.STO}$	4.7	-	-	us
SCLK/SDATA rising time	t_R	-	-	1.0	
SCLK/SDATA falling time	t_F	-	-	0.3	
Bus release time	t_{BUF}	4.7	-	-	

MPU I/O timing diagram



Function Description

1.MPU serial I/O function overview

1.1 Introduction

ES290 configures a 3-wire serial I/O interface to external microprocessor unit (MPU). The SDATA pin is bi-directional and SCLK & DATA_NEW are unilateral. The SDATA pin is configured by open-drain circuit design. The DATA_NEW is used to check the data buffer of ADC ready or not. When the ADC conversion cycle is finished, the DATA_NEW pin will be pulled high until MPU send a valid read command to ES290. After the first ID byte is confirmed, the DATA_NEW will be driven to low until the next ADC conversion finished again.

The data communication protocol is shown below. The write protocol is configured by an ID byte with four command bytes. The read protocol is configured by an ID byte with ten data bytes.

Write command:

ID byte, Write control byte1, Write control byte2, Write control byte3, Write control byte4



Read command:

ID byte, Read data byte1, Read data byte2 ~ Read data byte9, Read data byte10



The ID byte of ES290 is header of “110010” followed by a buzzer on/off control bit and R/W bit. The start/stop bit definition is shown on the diagram below.



1.2 Read/Write command description

The write command includes one ID byte with four command bytes. If the valid write ID code is received by ES290 at any time, the write command operation will be enabled.

The next table shows the content of write command.

Byte	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ID	1	1	0	0	1	0	**BUZ**	R/W=0
W1	**SHBP**	**F3**	**F2**	**F1**	**F0**	**Q2**	**Q1**	**Q0**
W2	**B0**	**B1**	**B2**	**C0**	**C1**	**FQ2**	**FQ1**	**FQ0**
W3	**AC**	1	**1**	**EXT**	**FS60/FD**	**LPF1**	**LPF0**	**RP**
W4	**0**	**0**	**0**	**0**	**0**	**OP0**	**OP1**	**EXT_ADP**

Auxiliary low-resistance detection control bit for Continuity and Diode modes: **SHBP**

Measurement function control bit: **F3/F2/F1/F0**

Range control bit for V/A/R/C modes: **Q2/Q1/Q0**

Range control bit for Freq mode: **FQ2/FQ1/FQ0**

Buzzer frequency selection: **B2/B1/B0**

Buzzer driver ON/OFF control bit: **BUZ**

ADC conversion rate control bit: **C1/C0**

AC mode control enable bit: **AC**

3dB BW for low-pass-filter selection: **LPF1/LPF0**

External source for Diode mode control bit: **EXT**

OP configuration control bit: **OP1/OP0**

ADP mode control bit: **EXT_ADP**

ADP DC mode full scale control bit: **FS60**

F+duty mode at 60kHz range auxiliary control bit: **FD**

Frequency input impedance selection: **RP**

The read command includes one ID byte with ten data bytes. When DATA_NEW is ready[1], MPU could send the read data command to get the result of ADC conversion (D0/D2/D3)[2] or status flag from ES290.

The next table shows the content of read command.

Byte	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ID	1	1	0	0	1	0	**BUZ**	R/W=1
R1	**ASIGN**	**X**	**X**	**X**	**BTS0**	**BTS1**	**STA0**	**ALARM**
R2	**HF**	**LF**	**LDUTY**	**STA1**	**F_FIN**	**D0:0**	**D0:1**	**D0:2**
R3	**D0:3**	**D0:4**	**D0:5**	**D0:6**	**D0:7**	**D0:8**	**D0:9**	**D0:10**
R4	**D0:11**	**D0:12**	**D0:13**	**D0:14**	**D0:15**	**D0:16**	**D0:17**	**D0:18**
R5	X	X	X	X	X	X	X	X
R6	X	X	**D2:0**	**D2:1**	**D2:2**	**D2:3**	**D2:4**	**D2:5**
R7	**D2:6**	**D2:7**	**D2:8**	**D2:9**	**D2:10**	**D2:11**	**D2:12**	**D2:13**
R8	**D2:14**	**D2:15**	**D2:16**	**D2:17**	**D2:18**	**D3:0**	**D3:1**	**D3:2**
R9	**D3:3**	**D3:4**	**D3:5**	**D3:6**	**D3:7**	**D3:8**	**D3:9**	**D3:10**
R10	**D3:11**	**D3:12**	**D3:13**	**D3:14**	**D3:15**	**D3:16**	**D3:17**	**D3:18**

[1]Note: DATA_NEW will be active with 1/10 conversion period finished. If MCU access SADC output, 10 times conversion cycle delay is necessary. DATA_NEW for frequency or capacitance mode will be active when D0 or D3 data ready.

[2]Note: D0/D2/D3 all are binary code format. D0 is SADC output

The ADC data output for measurement mode: **F3/F2/F1/F0**

F3	F2	F1	F0	Measurement mode	Read data bytes
0	0	0	0	V mode	D0(0:18)
0	0	0	1	ACV + Hz mode	D0(0:18), D3(0:18)
0	0	1	0	A mode	D0(0:18)
0	0	1	1	ACA + Hz mode	D0(0:18), D3(0:18)
0	1	0	0	Resistance mode	D0(0:18)
0	1	0	1	Continuity mode	D0(0:18)
0	1	1	0	Diode mode	D0(0:18)
0	1	1	1	F + duty mode	D0(0:18), D2(0:18), D3(0:18)
1	0	0	0	Capacitance Mode	D0(0:18)
1	0	0	1	ADP mode	D0(0:18)
1	0	1	0	ADP + Hz mode	D0(0:18), D3(0:18)

Buzzer frequency selection: **B2/B1/B0**

B2	B1	B0	Buzzer frequency
0	0	0	1.00kHz
0	0	1	1.33kHz
0	1	0	2.00kHz
0	1	1	2.22kHz
1	0	0	2.67kHz
1	0	1	3.08kHz
1	1	0	3.33kHz
1	1	1	4.00kHz

Set B2-B0 properly to get the target frequency. Use **BUZ** control bit to enable/disable the *BUZOUT* (pin 65) driver output. If MPU control BUZ only, it is available to set ID byte with ending of stop bit.



ADC conversion rate selection: **C1/C0**

C1	C0	SADC Conversion Time (High resolution ADC)	SADC Line noise rejection
0	0	500ms	50/60Hz
0	1	300ms	50Hz
1	0	250ms	60Hz
1	1	200ms	50Hz

Status flags for measurement mode: ● = function available

Measurement mode	ASIGN	BTS0	BTS1	ALARM
V mode	●	●	●	●
ACV + Hz mode		●	●	●
A mode	●	●	●	●
ACA + Hz mode		●	●	●
Res. mode		●	●	
Cont. mode		●	●	
Diode mode	●	●	●	
F + duty mode		●	●	
Cap. Mode		●	●	●
ADP mode	●	●	●	
ADP + Hz mode		●	●	

Measurement mode	HF	LF	LDUTY	STA0	STA1	F_FIN
V mode						
V + Hz mode	●	●		●	●	●
A mode						
A + Hz mode	●	●		●	●	●
Res. mode						
Cont. mode						
Diode mode						
F + duty mode	●	●	●	●	●	●
Cap. Mode				●		
ADP mode						
ADP + Hz mode	●	●		●	●	●

Description of status flags:

ASIGN: Sign bit of SADC output (-1 * D0 if ASIGN=1)

BTS0/BTS1: Multi-level battery voltage indication

ALARM: Large capacitor indication/High crest factor signal detection in ACV mode

HF: Higher frequency indication for Hz mode

LF: Lower frequency indication for Hz mode

LDUTY: Low duty indication for Hz + duty mode

STA0/STA1: divider indication for Hz mode

STA0: Status flag for capacitor discharging mode

F_FIN: Measurement cycle finished for Hz mode

1.3 Power & I/O level selection

The ES290 provide a flexible I/O level setting for different MPU system configuration.

The uP_VCC should be connected to the same potential of external Vcc of MCU. The uP_VCC is allowed to be set between DGND ~ V+. The IO_CTRL pin selects the Vss level of MCU. If IO_CTRL is set to DGND, the Vss level of MCU is the same as DGND. If IO_CTRL is set to V-, the Vss level of MCU is the same as V-.



2.Operating Modes

2.1 Voltage Measurement

MPU send write command to select the voltage measurement function. The Hz mode measurement is available to be enabled with the ACV function (set **AC** bit to 1) simultaneously. The measured signal is applied to *VR1* terminal (pin20) through 10MΩ.

See the next table of function command:

F3	F2	F1	F0	AC	Measurement mode	Read data bytes
0	0	0	0	0	DCV mode	D0(0:18)
0	0	0	0	1	ACV mode	D0(0:18)
0	0	0	1	1	ACV + Hz mode	D0(0:18), D3(0:18)

Note1: D0/D3 all are binary format. ASIGN is the sign bit of D0.

Range control for voltage mode (ACV/DCV)

Q2	Q1	Q0	Full Scale Range	Divider Ratio	Resister Connection
0	0	0	600.0mV	1	VR1 (10MΩ)
0	0	1	6.000V	1/10	VR2 (1.111MΩ)
0	1	0	60.00V	1/100	VR3 (101kΩ)
0	1	1	600.0V	1/1000	VR4 (10.01kΩ)
1	0	0	1000V	1/10000	VR5 (1kΩ)

Frequency range control for ACV+Hz mode

FQ2	FQ1	FQ0	Full Scale Range
0	0	0	60.00Hz
0	0	1	600.0Hz
0	1	0	6.000kHz
0	1	1	60.00kHz

Note: See frequency mode (section 2.9) also

ALARM bit at voltage mode is used for high crest factor (HCF) signal detection. If MPU check the ALARM status flag active when data and range are stable, it should consider the making the existing range up to avoid the signal clamping saturation caused by HCF signal. There is higher peak voltage with lower RMS value for HCF signal. So if the range is up according to the ALARM bit, MCU should set the lower under-limit counts temporarily to avoid the ranging unstable for this case.

2.2 Current measurement

MPU send write command to select the current measurement function. The Hz mode measurement is available to be enabled with the ACA function (set **AC** bit to 1) simultaneously. The measured signal is applied to *IVSL/IVSH* terminals (pin27-28).

See the next table of function command:

F3	F2	F1	F0	AC	Measurement mode	Read data bytes
0	0	1	0	0	DCA mode	D0(0:18)
0	0	1	0	1	ACA mode	D0(0:18)
0	0	1	1	1	ACA + Hz mode	D0(0:18), D3(0:18)

Note1: D0/D3 all are binary format. ASIGN is the sign bit of D0.

Range control for current mode (ACA/DCA)

Q2	Q1	Q0	Full Scale Range	Input terminal
0	0	0	300mV→ 6000counts	IVSL
0	0	1	300mV→ 6000counts	IVSH

Current measurement mode configuration example: (max. voltage drop 300mV)





(max voltage drop = ~ 1V)

Frequency range control for ACA+Hz mode

FQ2	FQ1	FQ0	Full Scale Range
0	0	0	60.00Hz
0	0	1	600.0Hz
0	1	0	6.000kHz
0	1	1	60.00kHz

Note: See frequency mode (section 2.9) also.

2.3 Low pass filter (LPF) mode for ACA/ACV mode

A 3rd order low pass filter with is built in ES290. The 3dB bandwidth of the low pass filter could be selectable by MPU. The LPF mode is active when the LPF control bit is set to be active.

The LPF mode is allowed to be enabled in F + duty mode to reject high-frequency noise for sine wave input, but the 3dB will be fixed at 10kHz only.

LPF1	LPF0	Low pass filter effect
0	0	Disable
0	1	3dB = 1kHz
1	0	3dB = 10kHz
1	1	3dB > 100kHz

2.4 Resistance Measurement

MPU send write command to select the resistance measurement function.

F3	F2	F1	F0	Measurement mode	Read data bytes
0	1	0	0	Resistance mode	D0(0:18)

Note1: D0 is binary format. ASIGN bit is ignored.

Range control for resistance mode

Q2	Q1	Q0	Full Scale Range	Relative Resistor	Equivalent value
0	0	0	600.0Ω	OR1	100Ω
0	0	1	6.000KΩ	VR5	1KΩ
0	1	0	60.00KΩ	VR4 ‖ VR1	10KΩ
0	1	1	600.0KΩ	VR3 ‖ VR1	100KΩ
1	0	0	6.000MΩ	VR2 ‖ VR1	1MΩ
1	0	1	60.00MΩ	VR1	10MΩ

2.5 Capacitance Measurement

MPU send write command to select the capacitance measurement function.

F3	F2	F1	F0	Measurement mode	Read data bytes
1	0	0	0	Capacitance mode	D0(0:18)

Note1: D0 is binary format. ASIGN bit is ignored.

Range control for capacitance mode

Q2	Q1	Q0	Full Scale Range	Relative Resistor	Measurement Period
0	0	0	6.000nF	-	0.5 sec
0	0	1	60.00nF	OVX pin VR	0.5 sec
0	1	0	600.0nF	-	1.25 sec
0	1	1	6.000uF	R9K / R1K	0.4 sec max.
1	0	0	60.00uF	R9K / R1K	0.5 sec max.
1	0	1	600.0uF	R9K / R1K	1.0 sec max.
1	1	0	6.000mF	R9K / R1K	1.35 sec max.
1	1	1	60.00mF	R9K / R1K	6.75 sec max.

- ALARM bit at capacitance mode is used for increasing the ranging speed. If MPU check the ALARM=1 at lower range, it could set the next range to 6.000uF directly and the ADC output should be ignored.
- STA0 status bit is used for detection of DUT capacitor voltage. If STA0=1, the internal capacitor discharging mode is active and the capacitance measurement is inhibited. It is recommended to discharge the DUT capacitor externally.

2.6 Continuity Check measurement

MPU send write command to select the continuity measurement function.

F3	F2	F1	F0	Measurement mode	Read data bytes
0	1	0	1	Continuity mode	D0(0:18)

Note1: D0 is binary format. ASIGN bit is ignored.

Continuity mode shares the same configuration with 600.0Ω resistance measurement circuit and support the low-resistance detection. If the *STBEEP* output (pin52) is low, it means the low-resistance status is detected (It means the *OVX* terminal voltage less than -7mV). Set **SHBP**=1 to enable the built-in buzzer driving automatically when *STBEEP* is active.

2.7 Diode Measurement

MPU send write command to select the diode measurement function.

F3	F2	F1	F0	Measurement mode	Read data bytes
0	1	1	0	Diode mode	D0(0:18)

Note1: D0 is binary format. ASIGN bit is the signed bit of D0.

Diode measurement mode shares the same configuration with 6.000V voltage measurement circuit and support the low-resistance detection. If the *STBEEP* output (pin52) is low, it means the low-resistance status is detected (It means the *OVX* terminal voltage less than 9mV). Set **SHBP**=1 to enable the built-in buzzer driving automatically when *STBEEP* is active.

The default source voltage at diode mode is the same as V+ potential. MPU could set the control bit **EXT**=1 to change the source voltage to external source. The external voltage source (positive or negative) input applied from *EXTSRC* (pin13). The available external source range should be from V+ to V-.

DIODE mode configuration



2.8 Frequency/duty cycle mode measurement

The default typical input impedance of frequency with duty cycle mode is 1MΩ. The MPU could set control bit **RP**=1 to change the input impedance down to 100kΩ. MPU send write command to select the frequency/duty cycle measurement function.

F3	F2	F1	F0	Measurement mode	Read data bytes
0	1	1	1	Hz + Duty mode	D0(0:18), D2(0:18), D3(0:18)

Note1: D0/D2/D3 all are binary format. ASIGN bit is ignored.

Note2: Set LPF1 = 1 to enable the smooth function for sine wave input automatically

Range control for frequency mode

FQ2	FQ1	FQ0	Full Scale	Conversion period
0	0	0	60.00Hz	700ms (fixed)
0	0	1	600.0Hz	700ms (fixed)
0	1	0	6.000KHz	700ms (fixed)
0	1	1	60.00KHz	700ms (fixed)
1	0	0	600.0KHz	See next table
1	0	1	6.000MHz	
1	1	0	60.00MHz	

Available minimum frequency input (Depends on ADC conversion rate setting)

C1	C0	F_{MIN}(AC+Hz mode)	F_{MIN}(Hz+Duty mode)	Hz+Duty Conv. Period
0	0	4.00Hz	4.00Hz	700ms
0	1	6.00Hz		420ms
1	0	8.00Hz		350ms
1	1	10.00Hz		280ms

Frequency & duty cycle mode computed by D0/D2/D3 (if F_FIN=1)

Flag	STA0=1	STA0=0	
Range		STA1=1	STA1=0
60.00Hz	FREQ=100000000/D3	FREQ=400000000/D3	FREQ=800000000/D3
600.0Hz	FREQ=10000000/D3	FREQ=40000000/D3	FREQ=160000000/D3
6.000KHz	FREQ=2000000/D3	FREQ=32000000/D3	FREQ=256000000/D3
[1]60.00KHz	FREQ=200000/D3	FREQ=25600000/D3	FREQ=204800000/D3
600.0KHz	FREQ = D0		
6.000MHz			
60.00MHz			

[1]Note: Set FD=1 to change the frequency calculation at 60kHz range to FREQ = D0.

Status Flag	LDUTY=1	LDUTY=0
Duty cycle (<60kHz)	10000-D2*10000/D3	D2*10000/D3

The status flag F_FIN indicate the frequency input signal available (> F_{MIN}) or not. If the computed result less than F_{MIN}, the frequency/duty cycle readings should be set to zero.

The status flags HF & LF are used for fast judgment of proper range. If frequency input is larger than 7 kHz, HF will be active. If frequency input is floating or frequency detected too low, LF will be active.

Auto range consideration for MPU by using Status Flags of frequency mode

<table>
<tr><th>Flag
Range</th><th>F_FIN=0</th><th>F_FIN=1</th><th colspan="2">F_FIN=1</th></tr>
<tr><th></th><th>LF=0</th><th>LF=1*</th><th>HF=LF=0</th><th>HF=1**</th></tr>
<tr><td>60.00Hz
600.0Hz
6.000KHz</td><td rowspan="2">Data and Range is not necessary to be updated</td><td>Hz/Duty=0</td><td rowspan="2">Change range depends on data computed</td><td>Set range to 60.00kHz range</td></tr>
<tr><td>60.00KHz
600.0KHz
6.000MHz
60.00MHz</td><td>Set range to 60.00Hz range</td><td>Change range depends on data computed</td></tr>
</table>

*Note: LF=1 @ 60Hz range implies the frequency is not available to be measured. The Hz/Duty readings should be set to zero.

**Note: When ACV+Hz/ACA+Hz/ADP+Hz mode is selected, the HF status should be ignored. Change range depends on data calculation result.

Duty cycle mode range (Input sensitivity > 2Vpp @ duty cycle= 5.0% or 95.0%)

Freq. range	Duty range
60.00Hz 600.0Hz	5.0% - 95.0%
6.000KHz	10.0% - 90.0%
**60.00KHz	20.0% – 80.0%

***Note: Set FD=1 to improve the duty cycle resolution at 60kHz range.**

2.9 ADP mode

MPU send write command to select the ADP mode measurement function. The Hz mode measurement is available to be enabled with the ADP AC function (set AC bit to 1) simultaneously. The measured signal is applied to *ADP* terminal (pin29). The signal full scale is 600mV for DC mode and 600mVrms for AC mode. The **FS60** control bit is used for ADP DC mode. When **FS60**=1, the full scale will be change from 600mV to 60mV. It means the resolution will be improved to 0.01mV, but the ADC conversion rate will be reduced to 0.9 /sec.

See the next table of function command:

F3	F2	F1	F0	AC	Measurement mode	Read data bytes
1	0	0	1	0	ADP DC mode	D0(0:18)
1	0	0	1	1	ADP AC mode	D0(0:18)
1	0	1	0	1	ADP + Hz mode	D0(0:18), D3(0:18)

Note1: D0 is binary format. ASIGN bit is the signed bit of D0.

Frequency range control for ADP+Hz mode

FQ2	FQ1	FQ0	Full Scale Range
0	0	0	60.00Hz
0	0	1	600.0Hz
0	1	0	6.000kHz
0	1	1	60.00kHz

Note: See frequency mode (section 2.9) also

If MPU set the control bit **EXT_ADP**=1, the voltage on *EXTSRC* pin could be switched to *ADP* terminal internally. It is helpful for a voltage pulled application of ADP mode.



2.10 Sleep

Set *CS* pin (pin 63) to logic low to make the ES290 entering the sleep mode. The current consumption will be less than 3uA typically. Set *CS* pin to logic high or kept floating, the ES290 will return to normal operation.

2.11 Multi-level battery voltage indication

The ES290 is built-in a comparator for batter voltage indication. The voltage is applied to *LBAT* pin (pin 71) vs. *V-* terminal. MPU could check the status bit BTS1/BTS0 and monitor the *LBAT* voltage status.

Battery voltage	BTS1	BST0
$V_{LBT} > V_{t1}$	1	1
$V_{t2} < V_{LBT} < V_{t1}$	1	0
$V_{t3} < V_{LBT} < V_{t2}$	0	1
$V_{LBT} < V_{t3}$	0	0

Low battery configuration for 9V/1.5V*4/1.5V*3 battery

Low battery test circuit (a)



Low battery test circuit (b)



Low battery test circuit (c)



2.12 Independent OPAMP

ES290 is built-in an independent OPAMP with low drift offset using for general purpose.

MPU could control the OP1/OP0 to change the OPAMP configuration:

OP1	OP0	OPAMP configuration
0	0	Normal
0	1	OP disable
1	0	Unity gain buffer
1	1	Zero calibration

Independent OPAMP configuration



3. Application Circuit

3.1 RMS circuit (ES737)



4. Package Information

4.1 80L LQFP Outline drawing







VARIATIONS (ALL DIMENSIONS SHOWN IN MM)

	SYMBOLS	MIN.	MAX.
	A	--	1.6
	A1	0.05	0.15
	A2	1.35	1.45
	c1	0.09	0.16
	D	12 BSC	
	D1	10 BSC	
	E	12 BSC	
	E1	10 BSC	
	e	0.4 BSC	
4	b	0.13	0.23
	L	0.45	0.75
	L1	1 REF	

NOTES:
1. JEDEC OUTLINE:MS-026 BCE
2. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PER SIDE. D1 AND E1 ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS IMCLUDING MOLD MISMATCH.
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION.ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM b DIMENSION BY MORE THAN 0.08mm.